Abstract -In a sigma-delta analog to digital (A/D)
implementation of 4th order CIC filter with a sampling rates. Conventional filters operating at low decimation factor of '64' and input word length of sampling rate are used to attain the required transition '4-bits' offers about 70% and 37% of power saving bandwidth and stopband attenuation. compared to the corresponding recursive and Several papers are available in literature that deals non-recursive implementations respectively. The same with different implementations of decimation filter polyphase CIC filter can operate about 7 times faster architecture for sigma-delta ADCs. Hogenauer has than the recursive and about 3.7 times faster than the described the design procedures for decimation and non-recursive CIC filters.
interpolation CIC filters with emphasis on frequency response and register width [3] . A power efficient Sinc4 I. INTRODUCTION filter for decimation is proposed in [4] and is further optimized in [5] by removing the pipelining registers Sigma-delta analog to digital converter (ADC) is the between the adders. Another FIR-Sinc architecture is most widely used oversampling ADC suitable for high given in [6] for low-power consumption by taking the precision operation. It has an important role in today's advantage of the low number of bits at input and use of mostly digital mixed mode systems as interface circuit. A multiple VDD logic. The non-recursive algorithm for comb sigma-delta ADC consists of two main building blocks, decimators is investigated in [7] . The comparison results which are an analog sigma-delta modulator and a digital with recursive CIC structure show that the non-recursive decimator. The analog part of the ADC modulates an implementation provides reduced power consumption and analog input to an oversampled low resolution digital increased circuit speed. The use of a combination of signal. The digital decimator part consists of a lowpass sharpened filter cells and modified-comb cells which filter and a downsampler that is responsible for diminishes the filter passband drop and increases the transforming the low resolution oversampled signal into quantization noise rejection is presented in [8] .
high resolution signal sampled at Nyquist rate [1] .
To reduce power consumption in a circuit either the clock rate or the operating voltage has to be decreased. But Shahana T. K., Rekha K. James, Babita R. Jose and K. Poulose sigma-delta ADCs utilize oversampling at high clock rates, are with Cochin University of Science and Technology, India and and hence power consumption will increase. Lowering the Sreela Sasi is with Gannon University, Pennsylvania, USA. operating voltage increases the circuit delay that will put a E-mail: shlahlalnLatkcusaLac.in bound on operating frequency. One 
reduced by a factor of 2. The output from a sigma-delta { -NDAk -ND-1 -k~~~~modulator of word length Bin is given as input to the filter.
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The word length increases through every stage by 'k' bits,
(1 zi)k -L<Zj (3) but the sampling rate decreases through every stage by a \ -z J l=0~~~~~~~f actorof 2 starting from the oversampling ratef. Thus the word length is short when the sampling rate is high, and when the word length increases the sampling rate Performing two-branch polyphase decomposition of decreases. In the recursive algorithm, the IIR part has to each FIR block of the non-recursive comb decimator, the operate with the oversampling rate and has a word length transfer function in (5) 
IV. SIMULATION RESULTS
computations per sample is also reduced to half of that for non-recursive implementation leading to low power consumption. As in non-recursive structure, polyphase
The proposed polyphase implementation is compared implementation is also not having any register overflow mainly with the recursive CIC or Hogenauer CIC in [3] problems, and the word length of initial stages is limited to and the non-recursive implementation in [7] . The filter a few bits. Since the use of Polyphase decomposition has architectures are defined using VHDL codes and reduced the operating frequency of the filters significantly functional simulation is performed using Modelsim. The at the last stages, the critical path is no longer a problem. filter responses obtained with the three implementations So, the CIC 
